LoginSign Up
← Back to all sparks
E

ESP-IDF

DEVOPS
Velocity2.5

Espressif IoT development framework for ESP32 chips

idf.espressif.com ↗

The 6.1 candidate arrives carrying the same notes the beta already shipped in June.

embeddedesp32long-term-supportmulti-branchsecure-bootbreaking-changes
◆Current state
ESP-IDF maintains at least five branches concurrently — 5.2, 5.4, 5.5, 6.0 and the 6.1 line, which has now moved from beta to release candidate. The release entries are mostly installation instructions, with the substantive changelog deferred to Espressif's separate release notes site. Where detail does surface it is narrow and specific: v5.5.5 introduced CONFIG_SPIRAM_ENC_EXEMPT with a MALLOC_CAP_SPIRAM_NO_ENC capability for carving an unencrypted PSRAM region, and v5.2.7 changed OpenThread examples to require an ot prefix on CLI commands.
◆Where it's heading
The branch count is the product decision here: hardware shipped years ago stays supported, so the 5.2 line still receives breaking changes to its examples while 6.1 moves toward release. The 6.1 pre-releases are where the real disclosure sits — a long breaking-change list covering SPI flash headers moving to private visibility, mbedTLS 4.1.0 dropping 192-bit curve support in secure boot, ECDSA Secure Boot V2 disabled on ESP32-H2, C5 and P4 over a vulnerability, and a default ESP32-P4 chip revision bump to v3.0. That list has not changed between beta1 and rc1, which suggests the 6.1 scope is settled.
◆Prediction
A final v6.1 release should follow the candidate, with patch releases continuing across the 5.x lines in the meantime.

◆Recent moves

  1. 16h ago

    6.1 reaches release candidate, restating the beta's notes

    The 6.1 line steps from beta to release candidate, but the entry body is the beta1 text with the version string swapped — same breaking-change list, same known issue, no new disclosure. It marks a stage in the release process rather than a change users can act on.

    View source ↗
  2. 1mo ago

    Unencrypted PSRAM region carving added to the 5.5 line

    One of the few entries in this window carrying a visible feature: CONFIG_SPIRAM_ENC_EXEMPT and a MALLOC_CAP_SPIRAM_NO_ENC capability let applications carve an unencrypted region out of encrypted PSRAM. It lands on the 5.5 maintenance line rather than the 6.x branches, which fits the pattern of real work reaching older lines.

    View source ↗
  3. 1mo ago

    6.1 enters beta, mostly compatible with 6.0 apps

    The beta that actually disclosed the 6.1 scope: SPI flash structures moved to private headers, mbedTLS 4.1.0 removing 192-bit curve support from secure boot, ECDSA Secure Boot V2 disabled on three production chips, and a default ESP32-P4 revision bump. This is the entry the release candidate later restated verbatim.

    View source ↗
  4. 1mo ago

    Bugfix patch on the 6.0 stable line

    A patch release on the 6.0 stable line whose entry contains only installation instructions and a pointer to the external release notes. It confirms 6.0 remains the stable target while 6.1 works through pre-release.

    View source ↗
  5. 3mo ago

    Breaking change: OpenThread CLI commands now need an ot prefix

    A breaking change landing on a branch two major versions behind current: OpenThread examples moved to esp_console, so CLI commands now require an ot prefix. That Espressif still reshapes example code on 5.2 shows how literally the long-support commitment is taken.

    View source ↗
  6. 3mo ago

    Bugfix patch on the 6.0 stable line

    A 6.0 patch release with installation instructions only; the changelog lives in Espressif's external release notes. It reads as routine branch upkeep alongside the 6.1 pre-release track.

    View source ↗